› Foros › PlayStation 3 › Modchips y Softmods
#if (USB_SPEED_OPTION == USB_FULL_SPEED)
#pragma config PLLDIV = 5 //Divide by 3 (12 MHz oscillator input)
#pragma config CPUDIV = OSC1 //No CPU system clock divide
#pragma config OSC = HSPLL //HS oscillator, PLL enabled, HSPLL used by USB
#elif (USB_SPEED_OPTION == USB_LOW_SPEED)
#pragma config PLLDIV = 2 //Divide by 2 (8 MHz oscillator input)
#pragma config CPUDIV = OSC2_PLL2 //CPU system clock divide by 2
#pragma config OSC = INTOSCPLL //internal oscillator, PLL enabled, PLL used by USB
#else
#error No USB_SPEED_OPTION defined, see "usb_config.h"
#endif
#pragma config WDTEN = OFF //WDT disabled (enabled by SWDTEN bit)
#pragma config STVREN = ON //stack overflow/underflow reset enabled
#pragma config XINST = OFF //Extended instruction set disabled
#pragma config CP0 = OFF //Program memory is not code-protected
#pragma config T1DIG = OFF //Sec Osc clock source may not be selected, unless T1OSCEN = 1
#pragma config LPT1OSC = OFF //high power Timer1 mode
#pragma config FCMEN = OFF //Fail-Safe Clock Monitor disabled
#pragma config IESO = OFF //Two-Speed Start-up disabled
#pragma config WDTPS = 32768 //1:32768
#pragma config DSWDTOSC = INTOSCREF //DSWDT uses INTOSC/INTRC as clock
#pragma config RTCOSC = T1OSCREF //RTCC uses T1OSC/T1CKI as clock
#pragma config DSBOREN = OFF //Zero-Power BOR disabled in Deep Sleep
#pragma config DSWDTEN = OFF //Disabled
#pragma config DSWDTPS = 8192 //1:8,192 (8.5 seconds)
#pragma config IOL1WAY = OFF //IOLOCK bit can be set and cleared
#pragma config MSSP7B_EN = MSK7 //7 Bit address masking
#pragma config WPFP = PAGE_1 //Write Protect Program Flash Page 0
#pragma config WPEND = PAGE_0 //Start protection at page 0
#pragma config WPCFG = OFF //Write/Erase last page protect Disabled
#pragma config WPDIS = OFF //WPFP[5:0], WPEND, and WPCFG bits ignored